Nalazite se na CroRIS probnoj okolini. Ovdje evidentirani podaci neće biti pohranjeni u Informacijskom sustavu znanosti RH. Ako je ovo greška, CroRIS produkcijskoj okolini moguće je pristupi putem poveznice www.croris.hr
izvor podataka: crosbi !

Application of spacer hard-masks for sub-100 nm wide silicon fin-etching (CROSBI ID 527192)

Prilog sa skupa u zborniku | izvorni znanstveni rad | međunarodna recenzija

Jovanović, Vladimir ; Milosavljević, Silvana ; Nanver, Lis K. ; Suligoj, Tomislav Application of spacer hard-masks for sub-100 nm wide silicon fin-etching // Proceedings of 9th Annual Workshop on Semiconductor Advances for Future Electronics and Sensors, SAFE 2006. 2006

Podaci o odgovornosti

Jovanović, Vladimir ; Milosavljević, Silvana ; Nanver, Lis K. ; Suligoj, Tomislav

engleski

Application of spacer hard-masks for sub-100 nm wide silicon fin-etching

The use of spacers as a hard mask allows the wafer patterning in sub-100 nm range without the use of lithography tools with such high resolution. The patterned line width is determined by the thickness of the deposited spacer material and subsequent etching steps. The conformal deposition of the spacer material with precise thickness control is required for narrow spacer processing. Additionally, the sacrificial island and spacer etching steps need to be highly anisotropic. Silicon oxide and nitride layers deposited by LPCVD were examined for island/spacer combinations for silicon fin-etching. Excellent selectivity of buffered-HF solutions to silicon and silicon nitride makes silicon oxide the preferred island material. Consequently, silicon nitride was used for the spacers. The silicon nitride spacers with widths of 100 nm, 50 nm, and 30 nm were processed and used as a hard mask for silicon etching. Reactive-ion etching with HBr/Cl2 chemistry achieved high silicon fins with sloped sidewalls. Wet silicon etching in 25% TMAH done on <110> wafers created vertical silicon fins with smooth sidewalls. Both processes resulted in silicon fins with high aspect-ratio.

silicon fin; nitride spacer; TMAH

nije evidentirano

nije evidentirano

nije evidentirano

nije evidentirano

nije evidentirano

nije evidentirano

Podaci o prilogu

2006.

objavljeno

Podaci o matičnoj publikaciji

Podaci o skupu

9th Annual Workshop on Semiconductor Advances for Future Electronics and Sensors, SAFE 2006

poster

23.11.2006-24.11.2006

Veldhoven, Nizozemska

Povezanost rada

Elektrotehnika