engleski

Some Challenges in HDL Design Flow

This paper focuses on some questions that logic designers are confronting vhen using HDL-based design methodology. One of the recent options is a hoise of high-level behavioral design. The behavioral synthesis starts to emerge giving a boost to the high-level design but the RTL Approach still dominates. Although considered mature the RTL design can still present challenges, from coding style (Verilog examples) and use of synthesis, to the architectural solutions for performance, etc.

HDL methodology; design; Verilog

nije evidentirano