Interface synthesis for heterogeneous multi-core systems from transaction level models (CROSBI ID 533543)
Prilog sa skupa u zborniku | izvorni znanstveni rad | međunarodna recenzija
Podaci o odgovornosti
Cho H., Abdi S., Gajski D.
engleski
Interface synthesis for heterogeneous multi-core systems from transaction level models
This paper presents a tool for automatic synthesis of RTL interfaces for heterogeneous MPSoC from transaction level models (TLMs). The tool captures the communication parameters in the platform and generates interface modules called universal bridges between buses in the design. The design and configuration of the bridges depend on several platform components including heterogeneity of the components, traffic on the bus, size of messages and so on. We define these parameters and show how the synthesizable RTL code for the bridge can be automatically derived based on these parameters. We use industrial strength design drivers such as an MP3 decoder to test our automatically generated bridges for a variety of platforms and compare them to manually designed bridges on different quality metrics. Our experimental results show that performance of automatically generated bridges are within 5% of manual design for simple platforms but surpasses them for more complex platforms. The area and RTL code size is consistently better than manual design while giving 5 orders of improvement in development time.
Channel; Communication synthesis; HW-SW co-design; Interface synthesis; Transaction level model; Universal bridge
nije evidentirano
nije evidentirano
nije evidentirano
nije evidentirano
nije evidentirano
nije evidentirano
Podaci o prilogu
140-142-x.
2007.
objavljeno
Podaci o matičnoj publikaciji
Proceedings of the ACM SIGPLAN Conference on Languages, Compilers, and Tools for Embedded Systems (LCTES)
Podaci o skupu
ACM SIGPLAN Conference on Languages, Compilers, and Tools for Embedded Systems (LCTES)
predavanje
13.06.2007-15.06.2007
San Diego (CA), Sjedinjene Američke Države