Nalazite se na CroRIS probnoj okolini. Ovdje evidentirani podaci neće biti pohranjeni u Informacijskom sustavu znanosti RH. Ako je ovo greška, CroRIS produkcijskoj okolini moguće je pristupi putem poveznice www.croris.hr
izvor podataka: crosbi !

Implementation Framework for Artificial Neural Networks on FPGA (CROSBI ID 575254)

Prilog sa skupa u zborniku | izvorni znanstveni rad | međunarodna recenzija

Škoda, Peter ; Lipić, Tomislav ; Srp, Ágoston ; Medved Rogina, Branka ; Skala, Karolj ; Vajda, Ferenc Implementation Framework for Artificial Neural Networks on FPGA // Proceedings Vol. I. MEET&GVS 34rd International Convention MIPRO 2011 / Biljanović, Petar ; Skala, Karolj (ur.). Zagreb: Hrvatska udruga za informacijsku i komunikacijsku tehnologiju, elektroniku i mikroelektroniku - MIPRO, 2011. str. 274-278

Podaci o odgovornosti

Škoda, Peter ; Lipić, Tomislav ; Srp, Ágoston ; Medved Rogina, Branka ; Skala, Karolj ; Vajda, Ferenc

engleski

Implementation Framework for Artificial Neural Networks on FPGA

In an Artificial Neural Network (ANN) a large number of highly interconnected simple nonlinear processing units work in parallel to solve a specific problem. Parallelism, modularity and dynamic adaptation are three characteristics typically associated with ANNs. Field Programmable Gate Array (FPGA) based reconfigurable computing architectures are well suited to implement ANNs as one can exploit concurrency and rapidly reconfigure to adapt the weights and topologies of an ANN. ANNs are suitable for and widely used in various real-life applications. A large portion of these applications are realized as embedded computer systems. With continuous advancements in VLSI technology FPGAs have become more powerful and power efficient, enabling the FPGA implementation of ANNs in embedded systems. This paper proposes an FPGA ANN framework which facilitates implementation in embedded systems. A case study of an ANN implementation in an embedded fall detection system is presented to demonstrate the advantages of the proposed framework.

field programmable gate array ; neural network

nije evidentirano

nije evidentirano

nije evidentirano

nije evidentirano

nije evidentirano

nije evidentirano

Podaci o prilogu

274-278.

2011.

objavljeno

Podaci o matičnoj publikaciji

Proceedings Vol. I. MEET&GVS 34rd International Convention MIPRO 2011

Biljanović, Petar ; Skala, Karolj

Zagreb: Hrvatska udruga za informacijsku i komunikacijsku tehnologiju, elektroniku i mikroelektroniku - MIPRO

Podaci o skupu

34th International Convention on Information and Communication Technology, Electronics and Microelectronics

predavanje

21.05.2011-25.05.2011

Opatija, Hrvatska

Povezanost rada

Elektrotehnika, Računarstvo