JAGUAR: A Fully Pipelined VLSI Architecture for JPEG Image Compression Standard (CROSBI ID 93385)
Prilog u časopisu | izvorni znanstveni rad | međunarodna recenzija
Podaci o odgovornosti
Kovač, Mario ; Ranganathan, N.
engleski
JAGUAR: A Fully Pipelined VLSI Architecture for JPEG Image Compression Standard
In this paper, we describe a fully pipelined single chip VLSI architecture for implementing the JPEG baseline image compression standard. The architecture exploits the principles of pipelining and parallelism to the maximum extent in order to obtain high speed and throughput. The architecture for discrete cosine transform and the entropy encoder are based on efficient algorithms designed for high speed VLSI implementation. The entire architecture can be implemented on a single VLSI chip to yield a clock rate of about 100 MHz which would allow an input rate of 30 frames per second for 1024×1024 color images.
image compression; chip architecture; VLSI; JPEG; pipeline
nije evidentirano
nije evidentirano
nije evidentirano
nije evidentirano
nije evidentirano
nije evidentirano
Podaci o izdanju
Povezanost rada
Računarstvo