Nalazite se na CroRIS probnoj okolini. Ovdje evidentirani podaci neće biti pohranjeni u Informacijskom sustavu znanosti RH. Ako je ovo greška, CroRIS produkcijskoj okolini moguće je pristupi putem poveznice www.croris.hr
izvor podataka: crosbi !

PLD modeling of all-digital DLL (CROSBI ID 155676)

Prilog u časopisu | izvorni znanstveni rad | međunarodna recenzija

Švedek, Tomislav ; Matić, Tomislav ; Herceg, Marijan PLD modeling of all-digital DLL // Journal of electrical engineering, 60 (2009), 5; 246-254

Podaci o odgovornosti

Švedek, Tomislav ; Matić, Tomislav ; Herceg, Marijan

engleski

PLD modeling of all-digital DLL

An all-digital delay-locked loop (DLL) suitable for implementation in the programmable logic device (PLD) is presented in this paper. Analog parts of the conventional DLL are realized by digital circuitry. Digital-controlled delay line (DCDL) is made of programmable digital-controlled delay elements (DCDE) based on the binary-weighted multiplex LCELL structures. Problems encountered in PLD implementation of the DLL are emphasized and discussed. Simulation and measuring results of the proposed DLL realized by ALTERA device EPM7128SLI10, are presented.

All-digital DLL; PLD Implementation; Digital-Controlled Delay Line

nije evidentirano

nije evidentirano

nije evidentirano

nije evidentirano

nije evidentirano

nije evidentirano

Podaci o izdanju

60 (5)

2009.

246-254

objavljeno

1335-3632

Povezanost rada

Elektrotehnika, Računarstvo

Indeksiranost